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(57) ABSTRACT 
A sampling device for sampling an input signal in response 
to a pulse train of a sample signal. The sampling device 
includes a sampling transistor for creating samples in 
response to the sample signal. The sampling transistor has an 
impedance corresponding with the difference between the 
gate to source voltage and the threshold voltage of the 
sampling transistor. The sampling device also includes a 
control device for generating a control signal. The control 
device includes a bootstrap reference voltage source for 
providing a reference voltage in response to the sample 
signal, and a control circuit for generating the control circuit 
voltage in response to the sample signal. By this design, the 
control signal comprises the sum of the input signal and the 
sampling threshold voltage, the control signal comprises the 
sum of control circuit voltage and the reference voltage, and 
the gate to source voltage comprises the difference between 
the control signal and the input signal. 
17 Claims, 4 Drawing Sheets 
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SAMPLING SWITCH HAVING AN 
INDEPENDENT "ON" IMPEDANCE 
FIELD OF THE INVENTION 
The present invention relates to a sample and hold circuit, 5 
generally, and more particularly, to a sampling switch hav­
ing an "on" impedance independent of the input signal to be 
sampled. 
10BACKGROUND OF THE INVENTION 
A commercial drive exists for reducing power consump­
tion in electronic devices. In support of this effort, industry 
has attempted to exploit digital signal processing techniques 
to minimize the usage of high power consuming analog 15 
componentry. Digital processing necessitates the conversion 
of continuous analog signals into a digital data format using 
an analog-to-digital converter ("ADC"). 
ADCs convert analog signals into discrete digital data by 
performing a series of functional steps. These process steps 20 
include sampling, holding, quantizing and encoding. 
Though unique, these four steps need not be performed as 
independent operations. It is known, for example, to perform 
the sample and hold functions simultaneously using a single 
25circuit. 
Referring to FIGS. l(a) and l(b), a known circuit 10 for 
sampling and holding an analog signal, VIN, is shown. 
Sample and hold circuit 10 comprises a metal oxide semi­
conductor ("MOS") type transistor M having a source for a 30
receiving the continuous analog signal, VIN. Further, the 
gate of transistor M a receives a sample signal, <Pa' which 
comprises a series of pulses. Each pulse of sample signal, 
<Pa' has a width, "t, and a sampling periodicity Ts ' As 
illustrated in FIG. l(b), at the intervals when a sampling 
pulse of sample signal, <Pa' is received by the gate of 35 
transistor M a , a segmented portion corresponding with the 
pulse width, "t, of the pulse and the relative height of the 
continuous analog signal, VIN, is captured as a sample. 
Thereafter, the sample is transferred to a capacitor, Cm for 
interim storage. The held samples are represented by VOUT' 40 
One problem with ADCs, particularly when realized in 
MOS technology, is the linearity of the impedance of the 
sampling switches. As in the circuit of FIG. l(a) 
hereinabove, the MOS transistor M a is turned on and off by 
the sample signal, <Pm to produce the samples found in 45 
VOUT' However, a relationship exists between the inherent 
impedance of the switch of circuit 10 and the input signal, 
VIN. Upon receiving a sampling pulse of sample signal, <Pm 
the impedance of the switch of circuit 10 is a function of the 
50difference between the gate to source voltage ("VGS") of 
transistor Ma and the threshold voltage ("VTEl') of transistor 
M a for the duration of pulse width, "to The impedance of the 
switch of circuit 10, while a sampling pulse is received by 
transistor M a, is also referred to as RON' and may be 
mathematically represented by the following formula: 55 
60 
where fAn is the electron mobility, Cox is the capacitance of 
the gate oxide, W is the width and L is the length of the 
channel of transistor M a , assuming the drain to source 
voltage ("VDS") of transistor M a to be inconsequential 65 
and the applicability of square law behavior. As may be 
viewed by the above mathematical expression in view 
2 
of circuit 10 of FIG. l(a), VGS is equal to the difference 
between the "on" peak voltage of the pulse of sample 
signal <P1 , or VDD, and the input signal VIN. 
Moreover, VTH also functionally corresponds with VIN by 
means of source bulk voltage ("VSB"). VTH may be math­
ematically represented by the following formula: 
where VTHo is an initial threshold voltage constant, y is a 
body effect parameter and <pfis a quasi-Fermi potential 
of transistor M a . 
Given the hereinabove mathematical expressions, the 
"on" resistance, RON' is therefore a non-linear function of 
input signal VIN. Signal distortion is a natural byproduct of 
the mathematical relationship of RON with input signal VIN, 
generally, and more particularly if the voltage levels of VIN 
change rapidly. Thus, efforts to lower signal distortion have 
focused on reducing the value of RON' as well as its 
dependence on the input signal VIN. 
Several solutions have been proposed to reduce the 
dependence of RON on input signal VIN. Each of these 
approaches, however, have particular shortcomings. These 
limitations include raising additional non-linearities, as well 
as failing to eliminate the dependent relationship between 
VTH on input signal VIN and thus RON with input signal VIN, 
irrespective of whether the frequency of the sample signal is 
or is not much greater than VIN. 
As such, there is a need to provide a sampling device 
having a switch with a gate source voltage, and, thus, an 
"on" impedance, RON' that is independent of the input signal 
being sampled. Likewise, there also exists a demand for a 
sampling device having a switch with a threshold voltage, 
and, hence, an "on" impedance, RON' independent of the 
input signal being sampled. Moreover, there is a need for a 
sampling device with a switch having an "on" impedance, 
RON' independent of the input signal being sampled which 
does not raise additional non-linearities, irrespective of 
whether the frequency of the sample signal is or is not much 
greater than that of the input signal. 
SUMMARY OF THE INVENTION 
A sampling device provides for sampling an input signal 
in response to a sample signal is disclosed. The sampling 
device comprises a sampling transistor for creating samples 
of the input signal in response to the sample signal. The 
sampling transistor has a gate to source voltage, a threshold 
voltage, and an "on" impedance corresponding with the 
difference between the gate to source voltage and the thresh­
old voltage. Moreover, the sampling device comprises a 
control device for controlling the sampling transistor by 
generating a control signal in response to the sample signal. 
The control device comprises a bootstrap reference voltage 
source for providing a reference voltage in response to the 
sample signal, as well as a control circuit for generating a 
control circuit voltage in response to the sample signal. The 
control circuit voltage comprises the sum of the input signal 
and the threshold voltage, while the control signal comprises 
the sum of control circuit voltage and the reference voltage. 
By this arrangement, the gate to source voltage of the 
sampling transistor comprises the difference between the 
control signal and the input signal. 
In a further embodiment of the present invention, the 
control circuit provides an operational amplifier for gener­
ating a node output in response to receiving the input signal 
and a feedback loop as inputs. The control circuit also 
comprises a control MOS transistor. The control MOS 
60
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transistor has a gate coupled with the node output, a drain 
coupled with a supply voltage, such as the reference voltage 
for example, and a source coupled with the feedback loop. 
In yet another embodiment of the present invention, the 
control circuit provides a fixed current source. The fixed 
current source is coupled with the source of the control MOS 
transistor and the feedback loop. By this arrangement, the 
feedback loop comprises the input signal. 
In still another embodiment of the present invention, a 
sampling device is provided for sampling an input signal. 
The sampling device comprises a sampling switch for cre­
ating samples of the input signal. The sampling switch has 
a turn "on" voltage and an impedance. Further, the sampling 
device comprises a control device for generating a control 
signal to control the sampling switch. The control device 
comprises a reference voltage source for generating a ref­
erence voltage, and a control switch for generating a control 
switch voltage. The control switch voltage comprises the 
sum of the input signal and the turn on voltage. Moreover, 
the control signal comprises the sum of the control switch 
voltage and the reference voltage. 
In yet still another embodiment of the present invention, 
the control switch comprises an operational amplifier for 
generating the control switch voltage. The operational 
amplifier receives the input signal and a feedback loop as 
inputs. The control switch also comprises a second transistor 
having an input terminal for receiving the control switch 
voltage, a first output terminal coupled to a supply voltage, 
such as the reference voltage for example, and a second 
output terminal coupled with the feedback loop. 
In another embodiment of the present invention, the 
second output terminal of the second transistor in the control 
switch is coupled with a current source such that the 
feedback loop comprises the input signal. 
In another embodiment of the present invention, a method 
is provided of making an "on" impedance of a sampling 
switch independent of an input signal. The sampling switch 
receives a gate to source voltage, a threshold voltage, and 
has an on impedance corresponding with the difference 
between the gate to source voltage and the threshold voltage. 
The method comprises the steps of providing a reference 
voltage in response to the sample signal, and generating a 
control signal in response to the sample signal to control the 
sampling switch. The step of generating a control signal 
comprises the steps of summing the input signal and the 
threshold voltage to generate a control circuit voltage in 
response to the sample signal, summing the control circuit 
voltage and the reference voltage to generate the control 
signal, and differentiating the control signal from the input 
signal to generate the gate to source voltage. 
In another embodiment of the present invention, the step 
of summing the input signal and the threshold voltage to 
generate a control circuit voltage comprises the steps of 
receiving the input signal and a feedback loop as inputs to 
an operational amplifier, receiving an operational amplifier 
output at a gate of a control transistor, coupling a drain of the 
control transistor with a supply voltage, such as the refer­
ence voltage for example, and coupling a source of the 
control transistor with the feedback loop of the operational 
amplifier. 
In another embodiment of the present invention, the step 
of coupling a source of the control transistor comprises the 
step of coupling a current source with the source of the 
control transistor such that the feedback loop comprises the 
input signal. 
In another embodiment of the present invention, an ana­
log to digital converter is provided which employs a sam­
piing device for sampling the analog input signal and 
creating output samples. The sampling device comprises a 
sampling transistor for creating samples of the input signal 
in response to the sample signal. The sampling transistor 
comprises a gate to source voltage, a threshold voltage, and 
an on impedance corresponding with the difference between 
the gate to source voltage and the threshold voltage. The 
sampling device comprises a control device for controlling 
the sampling transistor by generating a control signal in 
response to the sample signal. The control device comprises 
a bootstrap reference voltage source for providing a refer­
ence voltage in response to the sample signal, and a control 
circuit for generating a control circuit voltage in response to 
the sample signal. By design, the control circuit voltage 
comprises the sum of the input signal and the threshold 
voltage, the control signal comprises the sum of control 
circuit voltage and the reference voltage, and the gate to 
source voltage comprises the difference between the control 
signal and the input signal. Moreover, the analog to digital 
converter further includes a holding device for holding the 
output samples, a quantizing device for quantizing the 
output samples, and an encoding device for encoding the 
quantized output samples. 
One advantage of the present invention is to provide a 
sampling device having a switch having a gate source 
voltage, and, thus, an "on" impedance, RON' that is inde­
pendent of the input signal. 
Another advantage of the present invention is to provide 
a sampling device with a switch having threshold voltage, 
and, thus, an "on" impedance independent of the input 
signal. 
Moreover, a further advantage of the present invention is 
to provide a sampling device having a switch with an "on" 
impedance independent of the input signal which does not 
raise additional non-linearities, irrespective of whether the 
frequency of the sample signal is or is not much greater than 
the input signal. 
Other embodiment and advantages will become apparent 
to those skilled in the art from the following detailed 
description read in conjunction with the appended claims 
and the drawings attached hereto. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The present invention will be better understood from 
reading the following description of non-limiting 
embodiments, with reference to the attached drawings, 
wherein below: 
FIGS. lea) and l(b) illustrate a known sampling switch 
and a timing diagram; 
FIG. 2 illustrates a block diagram of an embodiment of 
the present invention; 
FIGS. 3(a) and 3(b) illustrate a circuit diagram and a 
timing diagram of another embodiment of the present inven­
tion; and 
FIG. 4 illustrates a flow chart of another embodiment of 
the present invention. 
It should be emphasized that the drawings of the instant 
application are not to scale but are merely schematic repre­
sentations and are not intended to portray the specific 
parameters or the structural details of the invention, which 
can be determined by one of skill in the art by examination 
of the information herein. 
DETAILED DESCRIPTION OF THE PRESENT
 
INVENTION
 
Referring to FIG. 2, a block diagram of a sampling device 
20 having an "on" impedance independent of an input signal 
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is illustrated according to a first embodiment of the present 
invention. Sampling device 20 comprises a sampling switch 
25 for creating samples, VOUT' of an input signal, V IN, and 
a device for holding each sample, such as a capacitor, Cs ' 
The samples created of input signal, V IN, are generated in 
response to a control signal, W es ' Control signal, Wes' is 
generated by a control device 30 for controlling sampling 
switch 25, and is derived from a sample signal, <Ps . 
Sample signal, <Ps, comprises at least two pulse trains­
<PSon and <PSoff When pulse train <PSon is received, control 
signal, Wes' enables the sampling switch 25 to capture 
samples of input signal, VIN. In contrast, when pulse train 
<PSoff is received by control device 30, control signal, Wes' 
disables sample switch 25 from capturing samples. While 
mimicking the timing sequence of sample signal, <Ps, as will 
be evident from the disclosure hereinbelow, control signal, 
W es' is distinguishable from the sample signal, <Ps, by the 
voltage levels created by the pulses in the pulse trains <PSon ' 
To realize the functional purpose of control signal, Wes' 
control device 30 comprises a reference voltage source 35 
and a control switch 40. Reference voltage source 35, in 
response to receiving pulses from the <PSon pulse train, 
generates a reference voltage VDD' In one embodiment of 
the present invention, reference voltage source 35 is realized 
by a bootstrap charging device for charging to the reference 
voltage of sampling device 20 depending on the pulse train 
of sample signal <Ps. During the reception of pulse train 
<PSoff' the bootstrap device is charged up to the reference 
voltage by a switch, for example, to generate the reference 
voltage when pulse train <PSon is received by control device 
30. Given this functional purpose, in another embodiment, 
the bootstrap charging device comprises at least one capaci­
tor. 
Moreover, control device 30 comprises a control switch 
40 for generating a control switch voltage, V esv, in response 
to pulse train <PSon ' Control switch voltage, V esv, comprises 
the sum of the input signal received by sampling switch 25 
and a turn "on" or threshold switch voltage, VTH, of switch 
25. Threshold switch voltage, VTH, is an intrinsic voltage 
level which sets the boundary as to whether switch 25 is on 
or off such that only when control signal, Wes' is above 
threshold switch voltage, VTH' sampling switch 25 captures 
a sample of input signal, VIN. 
In one embodiment of the present invention, control 
switch 40 comprises a summing device for summing the 
input signal, V IN, and threshold switch voltage, VTH' The 
summing device is further coupled with a mechanism that 
enables switch 40 to generate the control switch voltage, 
V esv, in response to the pulse train <PSon ' 
Control device 30 further comprises a second summing 
device for summing the outputs of the reference voltage 
source 35 and the control switch 40. This summation of 
outputs yields control signal, Wes ' Thus, when the pulse train 
<PSon of sample signal, <Ps, is received by reference voltage 
source 35 and the control switch 40, control signal, Wes' 
comprises the sum of control switch voltage, V esv, and the 
reference voltage, VDD' 
By the above arrangement of elements, sampling switch 
25 receives control signal, Wes' having a modified voltage 
level from sample signal, <Ps, with a substantially similar 
timing scheme. In one embodiment of the present invention, 
sampling switch 25 is realized by a MOS or equivalent type 
transistor. Here, the input or gate of such a transistor receives 
control signal, Wes ' A first output terminal, or source, 
receives input signal, VIN. A second output terminal, or 
drain, moreover, generates samples, VOUT' The transistor 
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impedance between the input and first output terminal of the 
transistor is a function of the difference in voltage between 
control signal, Wes' and input signal, V IN, and is determined 
by performing a circuit analysis. This impedance during the 
pulse train <PSon of sample signal, <Ps, given the voltage level 
of control signal, Wes' is thereby independent of the input 
signal, VIN. 
The hereinabove realization is made more clear by rec­
ognizing that the impedance of the transistor is mathemati­
cally dependent on the difference between the input and first 
output terminal of the transistor, or, for example, the differ­
ence between the gate to source voltage, VGS' and VTN" 
From this relationship, it should be apparent that VGS 
comprises the difference between control signal, Wes' and 
input signal, V IN, which may be rephrased as the difference 
between the sum of Vesvand VDD, and the input signal, VIN. 
As V esv is equal to the sum of V IN and VTH' VGS may 
ultimately be expressed as the sum of VDD and VTH' Thus, 
the effective difference between VGS and VTH effectively 
may be expressed as reference voltage, VDD' 
Referring to FIGS. 3(a) and 3(b), a sampling circuit 50 
having an "on" impedance independent of an input signal 
and a corresponding timing diagram are illustrated accord­
ing to a further embodiment of the present invention. Sam-
piing circuit 50 comprises a sampling transistor, Ms, for 
capturing and creating samples of the input signal, V IN, and 
a device for holding each sample, such as a capacitor, Cs ' 
The samples created of input signal, V IN, are generated in 
response to a sample signal, <Ps. 
Referring to FIG. 3(b), sample signal, <Ps, comprises at 
least two pulse trains, <PSon and <PSoff' In response to pulse 
train <PSon' sampling transistor, Ms, is enabled to capture 
samples of input signal, VIN. In contrast, sampling transistor, 
Ms, is disabled from capturing samples in response to pulse 
train <PSoff' 
In one embodiment of the present invention, sampling 
transistor, Ms , is a MOS type device. In such an 
arrangement, sampling transistor, Ms, comprises a voltage 
from its gate to its source, VGS, as well as a threshold 
voltage, VTH' Threshold voltage, VTH, is a voltage level of 
the sampling transistor from which a higher voltage value 
turns transistor Ms "on," and a lower voltage value turns 
transistor Ms off. Transistor, Ms, moreover, has an "on" 
impedance which mathematically corresponds with the volt­
age difference between VGS and VTH in response to pulse 
train <PSon' However, the values of both VGS and VTH depend 
on input signal, VIN. 
In view of the relationship between input signal, V IN, and 
both VGS and VTH, a control device 55 is coupled with 
sampling transistor, Ms. Control device 55 controls VGS of 
sampling transistor, Ms, by generating a control signal. The 
control signal for controlling sampling transistor, Ms, com­
prises a control circuit voltage. 
Control device 55 comprises a bootstrap reference voltage 
source. In one embodiment of the present invention, the 
bootstrap reference voltage source comprises a capacitor, 
and a series of switches causing the capacitor,CEOOT' 
to provide a reference voltage when sample signal, 
<Ps, comprises pulse train <PSon ' 
Further, control device 55 comprises a control circuit for 
generating the control circuit voltage in response to pulse 
train <PSon' The control circuit comprises a control transistor, 
Me. In one embodiment, control transistor, Me is aMOS 
type device having a drain, source and gate. The source of 
control transistor, Mo is coupled with a fixed current source 
60 at a node A. It should be noted that while the drain of 
CEOOT' 
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transistor, Me> is advantageously coupled with reference 
voltage, VDD' alternatively, a supply voltage for maintaining 
the operative state of the transistor, Me> may also be 
employed. 
Fixed current source 60 functionally maintains the opera­
tional state of transistor, Me> by providing a fixed current 
through node A and the source of transistor, Mc . Moreover, 
the gate of transistor, Me> is coupled with the output of an 
operational amplifier 65 at node B. Operational amplifier 65 
receives as inputs both the input signal, V IN, and the voltage 
at node A in response to pulse train <PSon' A feedback loop 
is created between operational amplifier 65 and transistor, 
Me> by means of nodes A and B, such that the output of 
operational amplifier 65 at node B drives transistor, Me> and 
the voltage at node A is VIN. By this configuration, the 
control circuit voltage comprises the voltage at node B, in 
response to pulse train <PSon ' The voltage at node B com­
prises the sum of input signal, V IN, and the threshold voltage 
of the transistor, Me> in response to pulse train <PSon' 
In view of the operation of control circuit in response to 
pulse train <PSon' the control signal generated by the control 
device 55 comprises the sum of the control circuit voltage 
created at node B and the reference voltage created by the 
bootstrap reference voltage source. The sum of these volt­
ages is fed into the gate of sampling transistor, Ms. In so 
doing, the gate to source voltage, VGS, of sampling 
transistor, Ms, is equal to the difference between the control 
signal and the input signal, VIN. These terms may be 
simplified by restating the control signal as being the sum of 
V IN, VTH and VDD, such that the gate to source voltage, VGS, 
may be expressed as the sum of VDD and VTH' The value of 
the gate to source voltage, VGS, as a function of the sample 
signal, <Ps, is illustrated in FIG. 3(b). 
As stated hereinabove, the mathematical expression for 
the "on" impedance is a function of the difference between 
the gate to source voltage, VGS, and the threshold voltage, 
VTH' of the sampling transistor. Therefore, this difference 
between VGS and VTH, employing the derived values from 
the hereinabove circuit, results in VTH+VDD-VTH' or simply 
VDD' Given that VDD is a stable power supply voltage, the 
"on" impedance of sampling transistor, Ms, is independent 
of the input signal, VIN. 
It should be noted that it is advantageous in the above 
sampling device to select identical threshold voltages, VTH' 
for both sampling and control transistors, Ms and Mc . In so 
doing, the derivation of the "on" impedance, generally, and 
more particularly, the difference between VGS and VTH of 
the sampling transistor enables the threshold terms to more 
efficiently drop out upon performing a circuit analysis. 
However, variations in the threshold voltages, VTH, for both 
sampling and control transistors, Ms and Me> may be 
compensated for by various means apparent to one of 
ordinary skill upon reviewing the instant disclosure. 
As detailed hereinabove, the control circuit and bootstrap 
voltage reference source comprise a series of switches to 
control sampling transistor, Ms' These switches are best 
understood in view of FIG. 3(b). When pulse train <Psoff is 
generated, a series of switches couple sampling transistor, 
Ms, to a ground. Moreover, pulse train <Psoff decouples 
sampling transistor, Ms, from control device 55, and because 
the threshold voltage is not exceeded, transistor, Ms, is 
turned off such that samples are not captured of the input 
signal, VIN. During this same period, bootstrap capacitor, 
' is coupled between ground and reference voltage 
source, and decoupled from the remainder of the control 
circuit. Bootstrap capacitor, CEOOT' as a result, charges up to 
the reference voltage during pulse train, <PSoff' 
CEOOT 
In contrast, a switch couples sampling transistor, Ms, to 
control device 55 in response pulse train <PSon ' Pulse train 
<PSon couples bootstrap capacitor, CEOOT' to node B. 
Moreover, bootstrap capacitor, CEOOT' is decoupled from 
the reference voltage source and ground in response pulse 
train <PSon' 
Referring to FIG. 4, a flow chart of a method of making 
an on impedance of a sampling switch independent of an 
input signal according to another embodiment of the present 
invention is illustrated. The sampling switch comprises a 
gate to source voltage, VGS, a threshold voltage, VTH, and an 
"on" impedance corresponding with the difference between 
VGS and VTH' The method comprises a series of steps such 
as the step (100) of providing a reference voltage, VDD' in 
response to the sample signal. The reference voltage in one 
embodiment is created in response to the sample signal by 
a bootstrap capacitor. 
Following the flow chart, the method comprises the step 
(105) of generating a control signal in response to the sample 
signal to control the sampling switch. Thereafter, the step 
(110) of summing the input signal, V IN, and the VTH to 
generate a control circuit voltage is executed in response to 
the sample signal. This summing step in turn may comprise 
the steps (115,120,125, and 130) of receiving the input 
signal and a feedback loop as inputs to an operational 
amplifier, receiving an operational amplifier output at a gate 
of a control transistor, coupling a drain of the control 
transistor with VDD, and coupling a source of the control 
transistor with the feedback loop. An additional summing 
step (135) is subsequently executed to sum the control 
circuit voltage and VDD' It should be noted that the step 
(125) of coupling a drain of the control transistor with 
reference voltage, VDD, might alternatively be realized by 
coupling a supply voltage for maintaining the operative state 
of the transistor to its drain. 
A differentiating step (140) is then executed for assessing 
the difference between the control signal and VIN. In so 
doing, VGS of the sampling transistor comprises the sum of 
VDD and VTH' In so doing, the "on" impedance is indepen­
dent of the input signal. 
While the particular invention has been described with 
reference to illustrative embodiments, this description is not 
meant to be construed in a limiting sense. It is understood 
that although the present invention has been described in a 
preferred embodiment, various modifications of the illustra­
tive embodiments, as well as additional embodiments of the 
invention, will be apparent to persons skilled in the art upon 
reference to this description without departing from the 
spirit of the invention, as recited in the claims appended 
hereto. Thus, for example, while the present invention 
details a sampling device having an independent "on" 
impedance primarily for use in an analog to digital 
converter, it should be apparent to one of ordinary skill of its 
broader applications such as within a switched-capacitor 
filter, for example. Moreover, it should be apparent to one of 
ordinary skill that the present invention may be employed to 
create a full differential sampling configuration, wherein at 
least two transistors sample the voltage difference between 
the input signals of both respectively. It is therefore con­
templated that the appended claims will cover any such 
modifications or embodiments as fall within the true scope 
of the invention. 
What is claimed is: 
1. A sampling device for sampling an input signal in 
response to a sample signal, the sampling device compris­
ing: 
a sampling transistor for creating samples	 of the input 
signal in response to the sample signal, the sampling 
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transistor having a gate to source voltage, a threshold 
voltage, and, an on impedance corresponding with the 
difference between the gate to source voltage and the 
threshold voltage; and 
a control device for controlling the sampling transistor by 5 
generating a control signal in response to the sample 
signal, the control device comprising: 
a bootstrap reference voltage source for providing a 
reference voltage in response to the sample signal; 
and 10 
a control circuit for generating a control circuit voltage 
in response to the sample signal, the control circuit 
voltage comprising the sum of the input signal and 
the threshold voltage, the control signal comprising 
the sum of control circuit voltage and the reference 
voltage, and the gate to source voltage comprising 15 
the difference between the control signal and the 
input signal. 
2. The sampling device of claim 1, wherein the sampling 
transistor is a MOS device and comprises a gate for receiv­
ing the control signal, a source for receiving the input signal, 20 
and a drain for creating the samples. 
3. The sampling device of claim 2, wherein the control 
circuit comprises: 
an operational amplifier for generating a node output in 25 
response to receiving the input signal and a feedback 
loop as inputs; and 
a control MOS transistor having a gate coupled with the 
node output, a drain coupled with the reference voltage, 
and a source coupled with the feedback loop. 
4. The sampling device of claim 3, wherein the control 30 
circuit comprises a fixed current source coupled with the 
source of the control MOS transistor and the feedback loop 
such that the feedback loop comprises the input signal. 
5. The sampling device of claim 4, wherein the bootstrap 35 
reference voltage source comprises a bootstrap capacitor for 
charging to the reference voltage in response to the sample 
signal. 
6. A sampling device for sampling an input signal, the 
sampling device comprising: 40 
a sampling switch for creating samples of the input signal, 
the sampling switch having a turn on voltage and an 
impedance; and 
a control device for generating a control signal for con­
trolling the sampling switch, the control device com- 45 
prising: 
a reference voltage source for generating a reference 
voltage; and 
a control switch for generating a control switch voltage, 
the control switch voltage comprising the sum of the 50 
input signal and the turn on voltage, and the control 
signal comprising the sum of the control switch 
voltage and the reference voltage. 
7. The sampling device of claim 6, wherein the sampling 
switch comprises a first transistor having an input terminal 55 
for receiving the control signal, a first output terminal for 
receiving the input signal, and a second output terminal for 
creating the samples. 
8. The sampling device of claim 7, wherein the control 
switch comprises: 60 
an operational amplifier for generating the control switch 
voltage, the operational amplifier receiving the input 
signal and a feedback loop as inputs; and 
a second transistor having an input terminal for receiving 
the control switch voltage, a first output terminal 65 
coupled the reference voltage, and a second output 
terminal coupled with the feedback loop. 
9. The sampling device of claim 8, wherein the second 
output terminal of the second transistor is coupled with a 
current source such that the feedback loop comprises the 
input signal. 
10. The sampling device of claim 6, wherein the reference 
voltage source comprises a bootstrap charging device for 
charging to the reference voltage. 
11. A method of making an on impedance of a sampling 
switch independent of an input signal, the sampling switch 
comprising a gate to source voltage, a threshold voltage, and 
an on impedance corresponding with the difference between 
the gate to source voltage and the threshold voltage, the 
method comprising: 
providing a reference voltage in response to the sample 
signal; 
generating a control signal in response to the sample 
signal to control the sampling switch, wherein the step 
of generating a control signal comprises: 
summing the input signal and the threshold voltage to 
generate a control circuit voltage in response to the 
sample signal; 
summing the control circuit voltage and the reference 
voltage to generate the control signal; and 
differentiating the control signal from the input signal 
to generate the gate to source voltage. 
12. The method of claim 11, further comprising the step 
of creating samples of the input signal in response to the 
sample signal. 
13. The method of claim 12, wherein the step of creating 
samples of the input signal comprises: 
receiving the sample signal at an input of the sampling 
switch; 
receiving the input signal at a first output terminal of the 
sampling switch; and 
creating samples	 at a second output terminal of the 
sampling switch. 
14. The method of claim 11, wherein the step of summing 
input signal and the threshold voltage to generate a control 
circuit voltage comprises: 
receiving the input signal and a feedback loop as inputs to 
an operational amplifier; 
receiving an operational amplifier output at a gate of a 
control transistor; 
coupling a drain of the control transistor with the refer­
ence voltage; and 
coupling a source of the control transistor with the feed­
back loop of the operational amplifier. 
15. The sampling device of claim 14, wherein the step of 
coupling a source of the control transistor comprises the step 
of coupling a current source with the source of the control 
transistor such that the feedback loop comprises the input 
signal. 
16. The method of claim 11, further comprising the step 
of charging to the reference voltage in response to the 
sample signal. 
17. An analog to digital converter for converting an 
analog input signal into a digital output signal, the analog to 
digital converter comprising: 
a sampling device for sampling the analog input signal 
and creating output samples, the sampling device com­
prising: 
a sampling transistor for creating samples of the input 
signal in response to the sample signal, the sampling 
transistor having a gate to source voltage, a threshold 
voltage, and, an on impedance corresponding with 
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the difference between the gate to source voltage and 
the threshold voltage; and 
a control device for controlling the sampling transistor 
by generating a control signal in response to the 
sample signal, the control device comprising: 5 
a bootstrap reference voltage source for providing a 
reference voltage in response to the sample signal; 
and 
a control circuit for generating a control circuit 
voltage in response to the sample signal, the 10 
control circuit voltage comprising the sum of the 
input signal and the threshold voltage, the control 
signal comprising the sum of control circuit volt­
age and the reference voltage, and the gate to 
source voltage comprising the difference between 
the control signal and the input signal; and 
a holding device for holding the output samples; 
a	 quantizing device for quantizing the output 
samples; and 
an encoding device for encoding the quantized out­
put samples. 
* * * * * 
